C

Master Physical Design Engineering Lead (Senior Technical Leadership)

United State
Visa Sponsorship
This Job is No Longer Active This position is no longer accepting applications
AI Summary

Lead end-to-end customer ASIC programs in advanced semiconductor design, ensuring successful delivery of complex physical design, STA, DFT, and packaging projects. Guide technical teams, mitigate risks, and shape industry-leading methodologies for AI, HPC, and high-performance silicon. Drive innovation in next-gen semiconductor technologies with a blend of hands-on execution and strategic leadership.

Key Highlights
Total compensation package up to $800,000 (base + bonus + stock)
Hands-on technical leadership with 80% execution and 20% strategic guidance
Focus on advanced compute, AI, and high-performance infrastructure silicon
Key Responsibilities
Lead end-to-end customer ASIC programs from RFQs through production, including technology planning, IP integration, design, test, packaging, fabrication, bring-up, and tape-out validation
Advise customer teams on EDA best practices, design flows, and methodologies, including hosting technical Q&A sessions with experts
Identify and mitigate risks related to quality, schedule, and dependencies by coordinating with internal and external teams

Searching for Development & Programming roles that provide visa sponsorship? Connect with international employers through Development & Programming Jobs with Visa Sponsorship opportunities actively seeking talented professionals.

Technical Skills Required
Physical Design Engineering Static Timing Analysis (STA) Electronic Design Automation (EDA) Tools
Benefits & Perks
Health, dental, and vision insurance
Life and disability insurance
401k with match, FSA, HSA, ESPP, generous PTO, and annual bonus (15-30%)

Explore our comprehensive directory of visa sponsorship jobs from employers worldwide who are ready to sponsor talented international professionals.

Nice to Have
SERDES communication protocols
Logic design, chip architecture, or microarchitecture experience
Verilog RTL development, front-end verification, or DFT methods (scan, memory BIST, repair)

Job Description

Master Physical Design Engineering Lead (up to $800k package)

Total package up to $800k (Base + bonus + stock)

Locations: San Jose, CA, Irvine, CA or Fort Collins, CO

Introduction

Want the full job description? Read the complete details on LinkedIn, the original posting.
Continue on LinkedIn

This is a short excerpt. All rights to the full description belong to its original publisher.

See Jaabz jobs first on Google 1 tap · free · in AI Overviews Jaabz is on your Google Manage Preferred Sources
Job Overview
Posted Oct 17, 2026
Employment Full-time
Experience Not Applicable
Location United State
Category Programming
Keep exploring

Similar Jobs

Explore other opportunities that match your interests

Visas, Work Permits & Legal Insights

Stay informed about visa types, work permits, and immigration updates for international professionals.

Browse all articles

Subscribe to our newsletter

New visa sponsorship, relocation and remote tech jobs, delivered to your inbox.