S

Senior Digital Design Engineer (Verilog/SystemVerilog)

sitime • Netherlands
Visa Sponsorship
Apply Now

Senior Digital Design Engineer role focused on RTL design, synthesis, and timing analysis for MEMS and Analog Semiconductor company in Delft, Netherlands. Requires 4+ years of experience in Verilog/SystemVerilog, digital logic design, and mixed-signal expertise. Master’s degree in electrical engineering or related field mandatory.

Key Responsibilities
Developing micro-architecture specifications and RTL designs using Verilog/SystemVerilog
Creating test benches and SystemVerilog Assertions (SVA) for design verification
Writing timing constraints and performing synthesis/STA using tools like Genus, Design Compiler, and Prime Time
Collaborating with cross-functional engineering teams for post-Si validation and debugging
Technical Skills Required
Verilog/SystemVerilog RTL Design Static Timing Analysis (STA)
Nice to Have
Experience with mixed-signal digital logic design
Basic knowledge of Discrete-time Signal Processing (FIR/IIR filters)
Scripting proficiency in Perl/Tcl/Python

Job Description

A fantastic opportunity for an experienced Digital Design Engineer to join a MEMS and Analog Semiconductor company who offer the industry’s most advanced and most reliable timing solutions.

Responsibilities:

Want the full job description? Read the complete details on LinkedIn, the original posting.
Continue on LinkedIn

This is a short excerpt. All rights to the full description belong to its original publisher.

See Jaabz jobs first on Google 1 tap · free · in AI Overviews Jaabz is on your Google Manage Preferred Sources
Keep exploring

Similar Jobs

Explore other opportunities that match your interests

Visas, Work Permits & Legal Insights

Stay informed about visa types, work permits, and immigration updates for international professionals.

Browse all articles

Subscribe to our newsletter

New visa sponsorship, relocation and remote tech jobs, delivered to your inbox.