C

EDA R&D Engineer (C++, AI for Physical Design)

San Francisco Bay Area
Visa Sponsorship Relocation
This Job is No Longer Active This position is no longer accepting applications
AI Summary

Develop AI-native optimization technology for backend chip implementation at an early-stage semiconductor software company. Build production-level EDA tool technology focusing on placement, routing, and PPA optimization using C++. Requires deep expertise in at least two areas: EDA tool development, applied AI/ML, or physical design depth.

Key Highlights
Founding engineering team with significant technical ownership
Focus on building the underlying EDA technology rather than scripts or flows
Intersection of EDA, optimization, physical design, and AI
Key Responsibilities
Develop production software for EDA/CAD technology including placement, routing, timing, and synthesis.
Build and deploy AI/ML models, agents, or reinforcement learning techniques to solve real engineering problems.
Optimize PPA (Power, Performance, Area) directly within backend chip implementation flows.
Contribute to the development of AI-native optimization technology for semiconductor software.

Looking to advance your Development & Programming career with relocation support? Explore Development & Programming Jobs with Relocation Packages that include comprehensive packages to help you move and settle in your new role.

Technical Skills Required
C++ EDA Tool Development Machine Learning
Benefits & Perks
Salary $250,000–$350,000
Early-stage equity
Visa sponsorship
Relocation support

Discover our full range of relocation jobs with comprehensive support packages to help you relocate and settle in your new location.

Nice to Have
Startup experience
Experience building products from scratch

Job Description

EDA R&D Engineer (C++, AI for Physical Design)

This is not a conventional Physical Design Engineer role. If your experience is primarily running P&R flows, even expertly and at advanced nodes, this probably isn't the one.

We're working with an early-stage semiconductor software company building AI-native optimization technology for backend chip implementation. The technology works alongside existing commercial EDA flows and tackles PPA optimization directly.

They're building a small founding engineering team with significant technical ownership and multiple positions open.

The strongest candidates demonstrate at least two of three areas:

EDA tool development

Want the full job description? Read the complete details on LinkedIn, the original posting.
Continue on LinkedIn

This is a short excerpt. All rights to the full description belong to its original publisher.

See Jaabz jobs first on Google 1 tap · free · in AI Overviews Jaabz is on your Google Manage Preferred Sources
Job Overview
Posted Sep 24, 2026
Employment Full-time
Experience Mid-Senior level
Location San Francisco Bay Area
Category Programming
Keep exploring

Similar Jobs

Explore other opportunities that match your interests

Recruiting from Scratch

San Francisco Bay Area

Product Engineer

  • AI
  • Artificial Intelligence
  • Design Systems
  • Graphql
Visa

Career Resources & Guides

Latest guides related to this job: Visas, Work Permits & Legal Insights, Relocation Guides.

Browse all articles

Subscribe to our newsletter

New visa sponsorship, relocation and remote tech jobs, delivered to your inbox.