Senior UVM Verification Engineer (FPGA)

IC Resources • United Kingdom

Visa Sponsorship Relocation

This Job is No Longer Active This position is no longer accepting applications

AI Summary

Lead the development of UVM/SystemVerilog verification environments for complex FPGA designs in a quantum computing company. Own verification methodology, infrastructure, and automated regression across the FPGA lifecycle. Require 4–7 years of FPGA/ASIC verification experience with strong SystemVerilog, UVM, and Python scripting.

Key Highlights

Develop and maintain advanced UVM verification environments for FPGA designs.

Define verification methodology and drive coverage closure.

Collaborate closely with RTL and FPGA design teams in a quantum technology context.

Looking to advance your Development & Programming career with relocation support? Explore Development & Programming Jobs with Relocation Packages that include comprehensive packages to help you move and settle in your new role.

Key Responsibilities

Architect, develop and maintain advanced UVM/SystemVerilog verification environments for complex FPGA designs.

Define and execute comprehensive verification plans.

Develop constrained-random test environments and drive functional and code coverage closure.

Work closely with RTL Design Engineers to debug failures, identify root causes and improve overall design quality.

Develop and maintain automated regression environments.

Support continuous integration and verification workflows throughout the FPGA development lifecycle.

Help define and drive verification methodology and best practices across the wider FPGA team.

Discover our full range of relocation jobs with comprehensive support packages to help you relocate and settle in your new location.

Technical Skills Required

SystemVerilog UVM Python

Interested in relocating to United Kingdom? Check out our comprehensive Relocation Jobs in United Kingdom page with detailed relocation packages and benefits.

Benefits & Perks

Competitive base salary

RSUs and bonus

Visa sponsorship and relocation support for UK candidates

Job Description

This is a unique opportunity to join an innovative quantum technology company as one of the first UVM Verification Engineers within its growing Oxford team.You will have significant autonomy and the opportunity to take ownership of the verification environment, helping to define the methodology, infrastructure and best practices used across the team.The company is developing advanced quantum computing systems, and the role offers an unusual combination of working within a fast-paced, start-up-style environment while benefiting from the backing and resources of a global organisation.

Want the full job description? Read the complete details on LinkedIn, the original posting.

Continue on LinkedIn

This is a short excerpt. All rights to the full description belong to its original publisher.