AI Summary
Design-for-test (DFT) expert sought for a well-funded hardware startup in Austin, TX. Develop and implement DFT methodologies for advanced SoCs. Collaborate cross-functionally to drive innovation in AI and cloud infrastructure.
Key Highlights
Lead and implement SoC DFT architecture and ATPG/MBIST strategy
Collaborate to improve test coverage and resolve RTL violations
Develop and maintain formal DFT documentation
Technical Skills Required
Benefits & Perks
Salary: $170,000–$200,000 USD + Equity (4-year vesting)
Visa: H1-B sponsorship available
Onsite work in Austin, TX (5 days/week)
Job Description
Location: Austin, Texas (Onsite, 5 days/week)
Industry: Semiconductor, AI Infrastructure, Cloud Hardware
Salary: $170,000–$200,000 USD + Equity (4-year vesting)
Experience: 5–8 years (DFT specialization required)
Visa: H1-B sponsorship available
Skills – DFT Specification & Architecture, ATPG, MBIST, JTAG, Silicon Bring-up & Test (ATE), Scan Chains, DFT Compression, Logic BIST, EDA Test Tools (DFT Max, Tessent, Modus, SpyGlass, Design/Fusion Compiler, TestKompress), IP Integration, ASIC Synthesis & Verification, Problem-Solving, Communication
Summary
Well-funded hardware startup (with $180MM in recent funding, backed by leading VCs) seeks an experienced DFT Engineer to innovate and own design-for-test (DFT) methodologies for advanced digital and mixed-signal SoCs. This hands-on role collaborates cross-functionally to define, implement, and deploy robust DFT strategies for next-generation programmable DSP chips powering the world’s fastest AI and cloud infrastructure.
Must-Haves
- 5+ years in DFT spec, architecture, insertion, and analysis for complex silicon
- Experience in silicon bring-up, debug/validation of DFT on ATE, ATPG, MBIST, JTAG
- ASIC DFT, synthesis, simulation/verification know-how
- Strong organizational/problem-solving skills; detail oriented
- Willing to work on-site in Austin, TX (Relocation not covered)
- Master’s degree in Electrical Engineering
- IP integration (memories, test controllers, MBIST, TAP)
- Expert use of EDA tools: DFT Max, Tessent, Modus, Design/Fusion Compiler, SpyGlass, TestKompress Silicon test coverage improvement, hierarchical design/test
- Lead and implement SoC DFT architecture and ATPG/MBIST strategy
- Insert, validate, and debug all DFT logic – scan chains, BIST, boundary scan, TAP, compression, MBIST
- Own silicon bring-up and ATE debug for new test features and DFT IP
- Collaborate to improve test coverage, resolve RTL violations, and streamline test processes
- Develop and maintain formal DFT documentation
Similar Jobs
Explore other opportunities that match your interests
Principal SQA Engineer - SD-WAN Team
••••••
••••••
••••••
Job Type
••••••
Experience Level
••••••
Palo Alto Networks
United State
Senior Performance Tester
••••••
••••••
••••••
Job Type
••••••
Experience Level
••••••
Deloitte
United State
Lead Software Engineer, Robotics Test Infrastructure
••••••
••••••
••••••
Job Type
••••••
Experience Level
••••••
roboforce
United State