C

Principal ASIC Engineering Lead (Physical Design/STA) – Advanced Semiconductor & AI Chip Development

CyberCoders • United State
Visa Sponsorship
Apply Now

Lead end-to-end ASIC programs for AI, HPC, and high-performance silicon, blending technical expertise in physical design, STA, and DFT with strategic guidance for customers and internal teams. Drive tape-out quality, risk mitigation, and cutting-edge design methodologies while collaborating cross-functionally. Leverage deep semiconductor knowledge to shape next-gen semiconductor technologies with a focus on performance, power, and area optimization.

Key Highlights
Up to $230k base salary + 30% bonus + $800k–$1.2m in vested stock (4-year cliff)
Hands-on leadership with 80% technical execution and 20% strategic guidance for complex ASIC programs
Explicit visa sponsorship for qualified candidates; inclusive hiring practices (e.g., LA Fair Chance Ordinance compliance)
Key Responsibilities
Lead end-to-end ASIC programs from RFQs through production, ensuring tape-out quality and schedule adherence
Advise customers on EDA best practices, design flows, and risk mitigation strategies for physical design/STA/DFT
Validate physical design netlists and identify hidden issues in EDA reports before tape-out
Collaborate with marketing, sales, legal, and compliance teams to align technical solutions with business goals
Stay current with emerging semiconductor technologies, IP developments, and industry trends
Technical Skills Required
Physical Design (ASIC) Static Timing Analysis (STA) Semiconductor Process & EDA Tool Flows
Benefits & Perks
Health, dental, and vision insurance
Life and disability insurance
401k with employer match
Employee Stock Purchase Plan (ESPP)
Generous paid time off (PTO)
Annual bonus (15–30%)
Stock compensation ($800k–$1.2m, vests 1/16th per quarter over 4 years)
Visa sponsorship for qualified candidates
Nice to Have
SERDES communication protocols
Logic design/Verilog RTL development
DFT methods (scan, memory BIST, repair)
Chip architecture/microarchitecture expertise

Job Description

Principal ASIC Engineering Lead (Physical Design OR STA)

Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests 1/16th every quarter for 4 years

Total first year realistic income $450-500k

Locations: San Jose, CA, Irvine, CA or Fort Collins, CO

Introduction
Want the full job description? Read the complete details on LinkedIn, the original posting.
Continue on LinkedIn

This is a short excerpt. All rights to the full description belong to its original publisher.

See Jaabz jobs first on Google 1 tap · free · in AI Overviews Jaabz is on your Google Manage Preferred Sources

Similar Jobs

Explore other opportunities that match your interests

Senior Full Stack Software Engineer - Cyber Engineering

Programming
•
10m ago

Premium Job

Sign up is free! Login or Sign up to view full details.

•••••• •••••• ••••••
Job Type ••••••
Experience Level ••••••

Deloitte

United State
Visa Sponsorship Relocation Remote
Job Type Full-time
Experience Level Not Applicable

Deloitte

United State

Manager, Technology Risk & Compliance - Global Audit & Assurance Digital Products

Programming
•
34m ago

Premium Job

Sign up is free! Login or Sign up to view full details.

•••••• •••••• ••••••
Job Type ••••••
Experience Level ••••••

Deloitte

United State

Subscribe our newsletter

New Things Will Always Update Regularly