J

Senior ASIC & FPGA Design Engineer (Contract, Remote)

Jobgether • United State
Remote Relocation
Apply Now

Lead ASIC and FPGA design, verification, and implementation for high-performance digital and mixed-signal hardware solutions. Collaborate across engineering teams to solve complex technical challenges, ensuring designs meet performance, timing, and reliability requirements. Fully remote contract role with potential full-time conversion and relocation to Southern California or Austin, Texas.

Key Highlights
Fully remote contract role with potential full-time conversion and relocation to Southern California or Austin, Texas
Lead ASIC and FPGA design, verification, and implementation across the full hardware development lifecycle
Collaborate with architecture, systems, firmware, and product engineering teams to deliver robust hardware solutions
Key Responsibilities
Design, develop, and implement digital ASICs, FPGAs, and mixed-signal ASICs using VHDL, Verilog, and SystemVerilog
Translate architectural requirements into synthesizable RTL, addressing performance, resource utilization, and implementation constraints
Develop verification strategies, test benches, and test plans to ensure functional correctness and design reliability
Conduct timing analysis, noise analysis, and signoff checks to validate design integrity and compliance with technical specifications
Collaborate with cross-functional teams to align hardware designs with broader system requirements and troubleshoot complex challenges
Support laboratory integration, testing, debugging, and troubleshooting activities to validate performance in practical environments
Technical Skills Required
VHDL, Verilog, and SystemVerilog Digital ASIC and FPGA design Verification methodology and test bench development
Benefits & Perks
Competitive hourly compensation: $100–$110 per hour (W-2 employment)
Fully remote contract work
Potential full-time conversion with relocation assistance to Southern California or Austin, Texas
Nice to Have
Master's or PhD in Electrical Engineering, Computer Engineering, or related field
Experience with Software-Defined Radio (SDR), ADC/DAC, and DSP systems
Strong object-oriented programming and scripting skills using Python, Tcl, or Perl
Familiarity with physical design flows, RTL-to-GDSII processes, and deep-submicron FinFET/CMOS technologies
Experience with design-for-test (DFT) methodologies, including scan, MBIST, and LBIST

Job Description

Join a technically advanced engineering environment where you will design and develop high-performance digital and mixed-signal integrated circuits and FPGA solutions.As a Senior ASIC & FPGA Design Engineer, you will contribute to the full hardware development lifecycle, from architecture and RTL design to verification, implementation, and system integration.You will leverage your expertise in VHDL, Verilog, and SystemVerilog to build reliable, efficient designs that meet demanding performance and timing requirements.Working closely with architecture, systems, firmware, and product engineering teams, you will help solve complex implementation challenges and deliver robust hardware solutions.
Want the full job description? Read the complete details on LinkedIn, the original posting.
Continue on LinkedIn

This is a short excerpt. All rights to the full description belong to its original publisher.

See Jaabz jobs first on Google 1 tap · free · in AI Overviews Jaabz is on your Google Manage Preferred Sources

Similar Jobs

Explore other opportunities that match your interests

Senior Controls Engineer - Automation

Programming
•
20m ago
Visa Sponsorship Relocation Remote
Job Type Full-time
Experience Level Mid-Senior level

Strativ Group

United State

Staff Full-stack Engineer

Programming
•
30m ago

Premium Job

Sign up is free! Login or Sign up to view full details.

•••••• •••••• ••••••
Job Type ••••••
Experience Level ••••••

Capital One

United State
Visa Sponsorship Relocation Remote
Job Type Full-time
Experience Level Mid-Senior level

talenthop

United State

Subscribe our newsletter

New Things Will Always Update Regularly