A

Senior Digital CMOS IC Design Engineer

aac technologies • Singapore
Visa Sponsorship Relocation
Apply Now

Lead the design and implementation of mixed-signal subsystems from micro-architecture to final chip-level integration. Responsible for RTL logic design, synthesis, and pre-silicon verification using UVM and FPGA emulation. Requires a degree in Electrical Engineering and 7+ years of professional experience in digital CMOS IC design.

Key Highlights
End-to-end mixed-signal subsystem design and chip-level integration
RTL logic design for power, clock management, and digital interfaces
Full pre-silicon verification cycle including UVM and FPGA emulation
Key Responsibilities
Design mixed-signal subsystems from implementation to final delivery for chip-level integration.
Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks.
Develop RTL logic design of modules using Verilog HDL, including power and clock management units and digital interfaces.
Prepare and lead design and verification reviews with technical staff throughout the project lifecycle.
Perform logic synthesis, timing, and power analysis to optimize designs.
Execute pre-silicon verification using constrained random verification, UVM test benches, spice co-simulation, and FPGA emulation.
Support the validation and bring-up of designs on silicon in collaboration with cross-functional teams.
Technical Skills Required
Digital CMOS IC Design Verilog HDL UVM
Benefits & Perks
Local Package
Medical & Dental
Relocation Support
Visa Sponsorship

Job Description

Location: Tampines, Singapore

Arrangement: Full Onsite Role

Visa Sponsorship: Yes

Additional Information: Local Package, Medical & Dental, Relocation Support

JOB DESCRIPTION :

• Mixed-signal subsystem design from design implementation to final delivery for chip-level integration

• Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks to meet product requirements

• Ensure all required documentation are prepared according to the quality standards

• RTL logic design of modules using Verilog HDL. Designs may include power and clock management units, IIC, I2C, SoundWire digital interfaces, digital filters, etc

Want the full job description? Read the complete details on LinkedIn, the original posting.
Continue on LinkedIn

This is a short excerpt. All rights to the full description belong to its original publisher.

See Jaabz jobs first on Google 1 tap · free · in AI Overviews Jaabz is on your Google Manage Preferred Sources

Similar Jobs

Explore other opportunities that match your interests

Principal Platform Engineer - AI Efficiency

Programming
•
14h ago

Premium Job

Sign up is free! Login or Sign up to view full details.

•••••• •••••• ••••••
Job Type ••••••
Experience Level ••••••

Riot Games

Singapore

Recruiting Coordinator, APAC

Programming
•
20h ago

Premium Job

Sign up is free! Login or Sign up to view full details.

•••••• •••••• ••••••
Job Type ••••••
Experience Level ••••••

anthropic

Singapore

Senior Trading Systems Engineer

Programming
•
22h ago
Visa Sponsorship Relocation Remote
Job Type Full-time
Experience Level Mid-Senior level

Albert Bow

Singapore

Subscribe our newsletter

New Things Will Always Update Regularly