Join a fast-growing startup as a Senior Design Verification Engineer to verify secure designs, develop UVM testbenches, and lead verification teams. Key responsibilities include building testbenches, applying formal verification techniques, and mentoring junior engineers. A strong background in UVM-based verification and experience with Python and SystemVerilog Assertions are required.
Key Highlights
Key Responsibilities
Technical Skills Required
Benefits & Perks
Job Description
I am seeking a Senior Design Verification Engineer to join an established and fast-growing startup as it enters its next phase of growth. With a team of nearly 100 people, this company is at the forefront of post-quantum cryptography, developing security-critical technologies with global impact.
You will play a key role in verifying highly secure designs, working closely with experienced engineers in a collaborative, high-trust environment.
What You’ll Be Doing
As part of the verification team, you will:
- Build and extend UVM testbenches to verify cryptographic IP and subsystem designs
- Develop Python-based tools and automation to improve verification efficiency and productivity
- Apply formal verification techniques in creative and effective ways
Searching for Development & Programming roles that provide visa sponsorship? Connect with international employers through Development & Programming Jobs with Visa Sponsorship opportunities actively seeking talented professionals.
- Influence and define verification methodologies and strategies
- Architect testbenches using UVM and formal-based approaches
- Define verification plans, functional coverage models, and test strategies at block and subsystem level
- Lead verification for IPs or subsystems, including effort estimation, scheduling, task allocation, and progress reporting
- Drive coverage closure and sign-off quality across complex designs
- Mentor junior engineers and help raise the overall capability of the team
Explore our comprehensive directory of visa sponsorship jobs from employers worldwide who are ready to sponsor talented international professionals.
- Strong background in UVM-based verification at IP and subsystem levels
- Proven experience building UVM testbenches from scratch
- Proficiency in Python for verification automation
- Solid experience with SystemVerilog Assertions (SVA)
- A minimum of 4 years experience.
Interested in opportunities specifically in United Kingdom? Discover our dedicated Visa Sponsorship Jobs in United Kingdom page featuring roles from top employers in this location.
- Competitive base salary plus share options
- Opportunity to help build something from the ground up in a growing, mission-driven company
- Fully remote role (must be based at a UK address)
- Visa sponsorship available
Contact Rachel Mason for more information.
Similar Jobs
Explore other opportunities that match your interests
Stott and May
haut.ai
